{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T20:46:46Z","timestamp":1775767606267,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/isocc.2011.6138614","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:36:42Z","timestamp":1328027802000},"page":"393-396","source":"Crossref","is-referenced-by-count":23,"title":["Ultra low-power high-speed flexible Probabilistic Adder for Error-Tolerant Applications"],"prefix":"10.1109","author":[{"given":"Ning","family":"Zhu","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang Ling","family":"Goh","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiat Seng","family":"Yeo","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CISS.2006.286678"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219274"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.19"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.38"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20010781"},{"key":"ref7","first-page":"69","article-title":"An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application","author":"zhu","year":"2009","journal-title":"Int'I Sym Integrated Circuits (ISIC 2009)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/ISVLSI.2005.48","article-title":"Let's think analog","author":"breuer","year":"2005","journal-title":"Proc of the IEEE Computer Society Annual Symposium on VLSI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274003"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020591"}],"event":{"name":"2011 International SoC Design Conference (ISOCC 2011)","location":"Jeju, Korea (South)","start":{"date-parts":[[2011,11,17]]},"end":{"date-parts":[[2011,11,18]]}},"container-title":["2011 International SoC Design Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126155\/6138611\/06138614.pdf?arnumber=6138614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T19:44:02Z","timestamp":1775763842000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6138614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isocc.2011.6138614","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}