{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:15:26Z","timestamp":1729660526700,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/isocc.2011.6138651","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:36:42Z","timestamp":1328027802000},"page":"80-83","source":"Crossref","is-referenced-by-count":0,"title":["A fine-grained timing driven synthesis of arithmetic circuits"],"prefix":"10.1109","author":[{"given":"Joohan","family":"Kim","sequence":"first","affiliation":[]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"215","article-title":"An optimal allocation of carry-save-adders in arithmetic circuits","volume":"50","author":"urn","year":"2001","journal-title":"IEEE TC"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1487","DOI":"10.1109\/TCAD.2003.818301","article-title":"Synthesis of arithmetic circuits considering layout effects","volume":"22","author":"um","year":"2003","journal-title":"IEEE CAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.660163"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"journal-title":"Design Compiler User Guide","year":"2011","key":"ref15"},{"journal-title":"TCBN40LPBWP version 120A Release Note","year":"2009","key":"ref16"},{"key":"ref4","first-page":"1253","article-title":"A simple high-speed multiplier design","volume":"55","author":"kang","year":"2006","journal-title":"IEEE TC"},{"key":"ref3","first-page":"272","article-title":"High-performance low-power left-to-right array multiplier","volume":"54","author":"huang","year":"2005","journal-title":"IEEE TC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.103"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980306"},{"key":"ref8","first-page":"974","article-title":"Circuit optimization using carry-save-adder cells","volume":"17","author":"kim","year":"1998","journal-title":"IEEE TCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTECH.2011.5941617"},{"key":"ref2","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382683"}],"event":{"name":"2011 International SoC Design Conference (ISOCC 2011)","start":{"date-parts":[[2011,11,17]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2011,11,18]]}},"container-title":["2011 International SoC Design Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126155\/6138611\/06138651.pdf?arnumber=6138651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T09:36:45Z","timestamp":1497951405000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6138651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isocc.2011.6138651","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}