{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T20:46:38Z","timestamp":1775767598853,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/isocc.2011.6138664","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:36:42Z","timestamp":1328027802000},"page":"131-134","source":"Crossref","is-referenced-by-count":1,"title":["RSCE-aware ultra-low-voltage 40-nm CMOS circuits"],"prefix":"10.1109","author":[{"given":"Jinn-Shyan","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Chung-Cheng University, Chia-Yi 620, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keng-Jui","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Chung-Cheng University, Chia-Yi 620, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shu-Yi","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Chung-Cheng University, Chia-Yi 620, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Han","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Chung-Cheng University, Chia-Yi 620, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chingwei","family":"Yeh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Chung-Cheng University, Chia-Yi 620, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1109\/TVLSI.2007.899239","article-title":"Utilizing reverse short-channel effect for optimal subthreshold circuit design","volume":"15","author":"kim","year":"2007","journal-title":"IEEE Trans on VLSI Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373410"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650344"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/ISSCC.2004.1332709","article-title":"A 180 mV FFT processor using subthreshold circuit techniques","author":"wang","year":"2004","journal-title":"IEEE 2004 International Solid-State Circuits Conference (ISSCC) Tech Dig"}],"event":{"name":"2011 International SoC Design Conference (ISOCC 2011)","location":"Jeju, Korea (South)","start":{"date-parts":[[2011,11,17]]},"end":{"date-parts":[[2011,11,18]]}},"container-title":["2011 International SoC Design Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126155\/6138611\/06138664.pdf?arnumber=6138664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T19:44:02Z","timestamp":1775763842000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6138664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc.2011.6138664","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}