{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:30:30Z","timestamp":1725521430752},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/isocc.2011.6138757","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:36:42Z","timestamp":1328027802000},"page":"250-253","source":"Crossref","is-referenced-by-count":0,"title":["Triple module redundancy scheme on an optically reconfigure gate array"],"prefix":"10.1109","author":[{"given":"Yuki","family":"Torigai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10","article-title":"Xilinx Product Data Sheets"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914901"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188662"},{"key":"ref13","article-title":"Devices and architecture concurrent optimization for FPGA transient soft error rate","author":"lin","year":"0","journal-title":"Intenational Conference on Computer Aided Design"},{"key":"ref14","article-title":"Single-Event Upset Mitigation for Xilinx FPGA Block Memories","author":"miller","year":"2007","journal-title":"XILINX Application Note Virtex-II FPGAs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1992.271301"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2001.1159293"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272319"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2009.2024173"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536965"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.335020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313329"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.1985.10009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EMAP.2000.904192"},{"year":"0","key":"ref8","article-title":"Aerospace and RadTolerant FPGAs"},{"year":"0","key":"ref7","article-title":"RTAS FPGA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.855818"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1977.4329203"},{"year":"0","key":"ref9","article-title":"Altera Devices"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1364\/OL.34.003719"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1364\/AO.49.006986"}],"event":{"name":"2011 International SoC Design Conference (ISOCC 2011)","start":{"date-parts":[[2011,11,17]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2011,11,18]]}},"container-title":["2011 International SoC Design Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126155\/6138611\/06138757.pdf?arnumber=6138757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:46:43Z","timestamp":1490093203000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6138757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isocc.2011.6138757","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}