{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:02:47Z","timestamp":1730275367011,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/isocc.2011.6138775","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:36:42Z","timestamp":1328027802000},"page":"321-324","source":"Crossref","is-referenced-by-count":0,"title":["Design, analysis, tools and applications for programmable high-speed and power-aware 4G processors"],"prefix":"10.1109","author":[{"given":"Ka Lok","family":"Man","sequence":"first","affiliation":[]},{"given":"Jieming","family":"Ma","sequence":"additional","affiliation":[]},{"given":"T. T.","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Chi-Un","family":"Lei","sequence":"additional","affiliation":[]},{"given":"Yanyan","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Sheng-Uei","family":"Guan","sequence":"additional","affiliation":[]},{"given":"J. K.","family":"Seon","sequence":"additional","affiliation":[]},{"given":"Yunsik","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"On-Chip Communication Architectures: System on Chip Interconnect","year":"2008","author":"pasricha","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/61.772353"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.3510567"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2170983"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.12"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419921"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-08-092534-9.50007-2"},{"year":"2009","key":"ref17","article-title":"MATLAB RF toolbox user's guide"},{"key":"ref18","first-page":"70","article-title":"Robust Optimization and Reflection Gain Enhancement of Serial Link System for Signal Integrity and Power Integrity","volume":"2","author":"tripathi","year":"2011","journal-title":"Intl J of Design Analysis and Tools for Integrated Circuits and Systems"},{"key":"ref19","first-page":"2993","article-title":"Efficient linear macromodeling via least-squares response approximation","author":"lei","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"journal-title":"Tech Rep 3GPP TR 36 913 V 8 0 1 The 3rd Generation Partnership Project","article-title":"Requirements for further advancements for evolved universal terrestrial radio access (E-UTRA) LTE Advanced","year":"2008","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2009.5277467"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EMCZUR.2009.4783423"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2009.5335662"},{"article-title":"Power Integrity Modeling and Design for Semiconductors and Systems","year":"2007","author":"swaminatan","key":"ref8"},{"key":"ref7","first-page":"105","article-title":"Virtual-EMI lab: Removing mysteries from black-magic to a successful front-end design","author":"hany","year":"2010","journal-title":"Proc IEEE Workshop on Signal Propagation on Interconnects"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511810336"},{"journal-title":"Tech Rep 3GPP 2 TSG C S0024–0 v2 0 The 3rd Generation Partnership Project","article-title":"CDMA2000 High Rate Packet Data Air Interface Specification","year":"2000","key":"ref1"},{"article-title":"System-on-Chip Test Architectures: Nanometer Design for Testability","year":"2007","author":"wang","key":"ref9"},{"key":"ref20","first-page":"32","article-title":"Hierarchical Agent Based NoC with DVFS Techniques","volume":"1","author":"yin","year":"2011","journal-title":"Inl J of Design Analysis and Tools for Integrated Circuits and Systems"},{"key":"ref22","first-page":"60","article-title":"A Novel System-Level Methodology for the Design and Implementation of Multiplexed Master-Slave System-on-Chip components using Object-Oriented Patterns","volume":"2","author":"menon","year":"2011","journal-title":"Inl J of Design Analysis and Tools for Integrated Circuits and Systems"},{"key":"ref21","first-page":"9","article-title":"Dynamic Power Reduction of Stalls in Pipelined Architecture Processors","volume":"1","author":"lotfi-kamran","year":"2011","journal-title":"Inl J of Design Analysis and Tools for Integrated Circuits and Systems"}],"event":{"name":"2011 International SoC Design Conference (ISOCC 2011)","start":{"date-parts":[[2011,11,17]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2011,11,18]]}},"container-title":["2011 International SoC Design Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126155\/6138611\/06138775.pdf?arnumber=6138775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:57:25Z","timestamp":1490090245000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6138775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isocc.2011.6138775","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}