{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:02:54Z","timestamp":1730275374138,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/isocc.2012.6406898","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T20:36:38Z","timestamp":1358454998000},"page":"470-474","source":"Crossref","is-referenced-by-count":9,"title":["Proposal of a new ultra low leakage 10T sub threshold SRAM bitcell"],"prefix":"10.1109","author":[{"given":"Anis","family":"Feki","sequence":"first","affiliation":[]},{"given":"Bruno","family":"Allard","sequence":"additional","affiliation":[]},{"given":"David","family":"Turgis","sequence":"additional","affiliation":[]},{"given":"Jean-Christophe","family":"Lafont","sequence":"additional","affiliation":[]},{"given":"Lorenzo","family":"Ciampolini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","volume":"46","author":"wu","year":"2011","journal-title":"A Large ?Vth\/VDD Tolerant Zigzag 8T SRAM with Area-Efficient Decoupled Differential Sensing and Fast Write-Back Scheme"},{"key":"11","first-page":"628","article-title":"A 256 kb subthreshold SRAM using 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1049\/el.2010.0079"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1063\/1.2973457"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1147\/rd.504.0469"},{"key":"1","first-page":"5","article-title":"Optimal supply and threshold scaling for subthreshold CMOS circuits","author":"wang","year":"2002","journal-title":"VLSI 2002 Proceedings IEEE Computer Society Annual Symposium on"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/JSSC.2008.2011972"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/IIRW.2010.5706479"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1007\/BF01239381"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/VTSA.2007.378966"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/JSSC.1987.1052809"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/DFT.2008.50"},{"year":"2004","journal-title":"A Static RAM Says Goodbye to Data Errors","key":"8"}],"event":{"name":"2012 International SoC Design Conference (ISOCC 2012)","start":{"date-parts":[[2012,11,4]]},"location":"Jeju Island, Korea (South)","end":{"date-parts":[[2012,11,7]]}},"container-title":["2012 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395852\/6406249\/06406898.pdf?arnumber=6406898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:16:32Z","timestamp":1490213792000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6406898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isocc.2012.6406898","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}