{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:38:16Z","timestamp":1729622296908,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/isocc.2012.6406914","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T20:36:38Z","timestamp":1358454998000},"page":"17-20","source":"Crossref","is-referenced-by-count":0,"title":["A novel charge recovery logic structure with complementary pass-transistor network"],"prefix":"10.1109","author":[{"family":"Jingyang Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yimeng Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsutomu","family":"Yoshihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.499727"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996751"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"10"},{"key":"1","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/313817.313874","article-title":"Ultra-low power digital subthreshold logic circuits","author":"soeleman","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"7","first-page":"1398","article-title":"Low-power adiabatic sequential circuits with complementary pass-transistor logic","volume":"2005","author":"hu","year":"2005","journal-title":"Midwest Symposium on Circuits and Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2140346"},{"key":"5","first-page":"202","article-title":"A 187mhz subthreshold-supply robust fir filter with charge-recovery logic","author":"ma","year":"2009","journal-title":"VLSI circuits"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885053"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"8","first-page":"185","article-title":"Low-power adiabatic sequential circuits using two-phase power-clock supply","volume":"1","author":"wu","year":"2005","journal-title":"ASICON 2005"}],"event":{"name":"2012 International SoC Design Conference (ISOCC 2012)","start":{"date-parts":[[2012,11,4]]},"location":"Jeju Island, Korea (South)","end":{"date-parts":[[2012,11,7]]}},"container-title":["2012 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395852\/6406249\/06406914.pdf?arnumber=6406914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:51:27Z","timestamp":1498024287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6406914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isocc.2012.6406914","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}