{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:31:20Z","timestamp":1729611080101,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/isocc.2012.6407004","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T20:36:38Z","timestamp":1358454998000},"page":"68-71","source":"Crossref","is-referenced-by-count":4,"title":["A fractional-N frequency divider for SSCG using a single dual-modulus integer divider and a phase interpolator"],"prefix":"10.1109","author":[{"family":"Young-Ho Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jae-Yoon Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hong-June Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493918"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809521"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.1994.385656"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"7"},{"key":"6","doi-asserted-by":"crossref","first-page":"979","DOI":"10.1109\/TCSII.2008.919993","article-title":"A low-jitter spread spectrum clock generator using FDMP","volume":"54","author":"shen","year":"2007","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"5","article-title":"A ?? PLL-based spread-spectrum clock generator with a ditherless fractional topology","author":"yang","year":"2009","journal-title":"IEEE Transaction of Circuit and System I"},{"key":"4","first-page":"162","article-title":"A low-jitter 5000 ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18 m CMOS","author":"lee","year":"2005","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585407"}],"event":{"name":"2012 International SoC Design Conference (ISOCC 2012)","start":{"date-parts":[[2012,11,4]]},"location":"Jeju Island, Korea (South)","end":{"date-parts":[[2012,11,7]]}},"container-title":["2012 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395852\/6406249\/06407004.pdf?arnumber=6407004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:51:28Z","timestamp":1498024288000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6407004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isocc.2012.6407004","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}