{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:02:57Z","timestamp":1730275377860,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/isocc.2012.6407042","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T20:36:38Z","timestamp":1358454998000},"page":"72-76","source":"Crossref","is-referenced-by-count":0,"title":["Contention and energy aware mapping for real-time applications on Network-on-Chip"],"prefix":"10.1109","author":[{"family":"Bingjing Ge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Naifeng Jing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weifeng He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhigang Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"2","article-title":"Energy and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"Trans Computer-Aided Design Integrated Circuits and Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/514049.514051"},{"key":"6","first-page":"2","article-title":"A methodology for designing efficient on-chip interconnects on well-behaved communication patterns","author":"ho","year":"2003","journal-title":"High-Performance Computer Architecture"},{"key":"5","first-page":"3","article-title":"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints","author":"hu","year":"2004","journal-title":"Design Automation and Test in Europe Conference and Exhibition"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077695"},{"key":"9","first-page":"1028","article-title":"Performance E valuation and design trade-offs for network-on- chipinterconnect architectures","volume":"54","author":"pande","year":"2005","journal-title":"Computers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1179895"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"}],"event":{"name":"2012 International SoC Design Conference (ISOCC 2012)","start":{"date-parts":[[2012,11,4]]},"location":"Jeju Island, Korea (South)","end":{"date-parts":[[2012,11,7]]}},"container-title":["2012 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395852\/6406249\/06407042.pdf?arnumber=6407042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T16:27:38Z","timestamp":1490200058000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6407042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isocc.2012.6407042","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}