{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:52:18Z","timestamp":1761663138625,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/isocc.2012.6407049","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T15:36:38Z","timestamp":1358436998000},"page":"100-103","source":"Crossref","is-referenced-by-count":3,"title":["Spur suppression in frequency synthesizer using switched capacitor array"],"prefix":"10.1109","author":[{"given":"Debashis","family":"Mandal","sequence":"first","affiliation":[]},{"given":"Pradip","family":"Mandal","sequence":"additional","affiliation":[]},{"given":"Tarun Kanti","family":"Bhattacharyya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"2","doi-asserted-by":"crossref","first-page":"526","DOI":"10.1109\/TCSI.2005.858322","article-title":"A spur-reduction technique for a 5-GHz frequency synthesizer","volume":"53","author":"kuo","year":"2006","journal-title":"IEEE Trans on Circuits and Systems-I"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157749"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.910481"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537089"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.896938"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914283"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.880030"},{"key":"9","first-page":"2432","article-title":"A spur suppression technique for phase-locked frequency synthesizers","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2011.5940706"},{"key":"11","first-page":"1","article-title":"A spur suppression technique using an edge-interpolator for a charge-pump PLL","author":"choi","year":"2011","journal-title":"IEEE Trans on VLSI Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800922"}],"event":{"name":"2012 International SoC Design Conference (ISOCC 2012)","start":{"date-parts":[[2012,11,4]]},"location":"Jeju Island, Korea (South)","end":{"date-parts":[[2012,11,7]]}},"container-title":["2012 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395852\/6406249\/06407049.pdf?arnumber=6407049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:51:26Z","timestamp":1498009886000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6407049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isocc.2012.6407049","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}