{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:03:51Z","timestamp":1725512631368},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/isocc.2012.6407073","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T20:36:38Z","timestamp":1358454998000},"page":"196-199","source":"Crossref","is-referenced-by-count":0,"title":["Design of logic-compatible embedded DRAM using gain memory cell"],"prefix":"10.1109","author":[{"family":"Weijie Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jeong-Wook Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yeonbae Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469406"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842854"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1990.111070"},{"key":"7","first-page":"191","article-title":"A 1.1V, 667MHz random cycle, asymmetric 2T gain cell embedded DRAM with a 99.9 percentile retention time of 110?sec","author":"chun","year":"2010","journal-title":"Symposium on VLSI Circuits"},{"key":"6","first-page":"134","article-title":"A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bitline write scheme and PVT-tracking read reference bias","author":"chun","year":"2009","journal-title":"Symposium on VLSI Circuits"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523163"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705371"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746418"}],"event":{"name":"2012 International SoC Design Conference (ISOCC 2012)","start":{"date-parts":[[2012,11,4]]},"location":"Jeju Island, Korea (South)","end":{"date-parts":[[2012,11,7]]}},"container-title":["2012 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395852\/6406249\/06407073.pdf?arnumber=6407073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:15:18Z","timestamp":1490206518000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6407073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isocc.2012.6407073","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}