{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:41:07Z","timestamp":1729662067238,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/isocc.2016.7799752","type":"proceedings-article","created":{"date-parts":[[2016,12,29]],"date-time":"2016-12-29T16:50:06Z","timestamp":1483030206000},"page":"99-100","source":"Crossref","is-referenced-by-count":0,"title":["Equalization scheme analysis for high-density spin transfer torque random access memory"],"prefix":"10.1109","author":[{"given":"Beomsang","family":"Yoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taehui","family":"Na","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungkyu","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Pill","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCSII.2015.2468993"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISLPED.2015.7273541"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuit Syst II"},{"key":"ref2","first-page":"296","article-title":"A 45nm 1Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2015.7062962"}],"event":{"name":"2016 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2016,10,23]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,26]]}},"container-title":["2016 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7787093\/7799693\/07799752.pdf?arnumber=7799752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T22:14:31Z","timestamp":1568672071000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7799752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc.2016.7799752","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}