{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T04:29:59Z","timestamp":1725596999250},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/isocc.2016.7799766","type":"proceedings-article","created":{"date-parts":[[2016,12,29]],"date-time":"2016-12-29T21:50:06Z","timestamp":1483048206000},"page":"7-8","source":"Crossref","is-referenced-by-count":2,"title":["An efficient on-chip network with packet compression capability"],"prefix":"10.1109","author":[{"given":"M.","family":"Vafaiee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Jalili","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Sabbaghi-Nadooshan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Sarbazi-Azad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches","author":"alameldeen","year":"2004","journal-title":"Technical Report 1500 Computer Sciences Department"},{"key":"ref3","article-title":"Frequent Value Compression in Data Caches","author":"yang","year":"2000","journal-title":"Technical Report Univ of Arizona Dept of CS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1145\/360128.360150","article-title":"Dynamic Zero Compression for Cache Energy Reduction","author":"villa","year":"2000","journal-title":"ACM\/IEEE International Symposium on Microarchitecture"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/384264.379235","article-title":"Frequent Value Locality and Value-Centric Data Cache Design","author":"zhang","year":"2000","journal-title":"ACM SIGOPS Operating Systems Review"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753294"},{"key":"ref1","first-page":"114","article-title":"Cramming More Components onto Integrated Circuits","author":"moore","year":"1965","journal-title":"Electronics"}],"event":{"name":"2016 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2016,10,23]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,26]]}},"container-title":["2016 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7787093\/7799693\/07799766.pdf?arnumber=7799766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T06:36:55Z","timestamp":1658299015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7799766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isocc.2016.7799766","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}