{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:39:40Z","timestamp":1725698380639},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/isocc.2016.7799767","type":"proceedings-article","created":{"date-parts":[[2016,12,29]],"date-time":"2016-12-29T21:50:06Z","timestamp":1483048206000},"page":"241-242","source":"Crossref","is-referenced-by-count":1,"title":["Resolution tunable ring oscillator type TDC"],"prefix":"10.1109","author":[{"given":"Himchan","family":"Park","sequence":"first","affiliation":[]},{"given":"Zhang-Zhi","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Jinwoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jinwook","family":"Burm","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"232","article-title":"A 12-bit vernier ring time-to-digital converter in $0.13 \\mu \\mathrm{m}$ CMOS technology","author":"yu","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref11","first-page":"488","article-title":"A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90 nm CMOS process","author":"lin","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref12","first-page":"168","article-title":"A 9 b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nmCMOSthat amplifies a time residue","author":"lee","year":"2007","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585960"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020961"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref6","first-page":"90","article-title":"A 7.1 mW 10 GHz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90 nm CMOS","author":"yang","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705297"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"}],"event":{"name":"2016 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2016,10,23]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,26]]}},"container-title":["2016 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7787093\/7799693\/07799767.pdf?arnumber=7799767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T00:31:09Z","timestamp":1484094669000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7799767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isocc.2016.7799767","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}