{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:44:52Z","timestamp":1759146292464,"version":"3.44.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368792","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"107-108","source":"Crossref","is-referenced-by-count":6,"title":["Low power multi-context look-up table (LUT) using spin-torque transfer magnetic RAM for non-volatile FPGA"],"prefix":"10.1109","author":[{"given":"Kyungseon","family":"Cho","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"}]},{"given":"Seungjin","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"}]},{"given":"Choongkeun","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"}]},{"given":"Taegun","family":"Yim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"}]},{"given":"Hongil","family":"Yoon","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"}]}],"member":"263","reference":[{"key":"ref4","first-page":"101","article-title":"Variation-Tolerant and Low Power Look-Up Table (LUT) Using Spin-Torque Transfer Magnetic RAM for Non-volatile Filed Programmable Gate Array (FPGA)","author":"jo","year":"0","journal-title":"2016 International SoC Design Conference (ISOCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"11pb02","DOI":"10.7567\/JJAP.51.11PB02","article-title":"Nonvolatile power-gating field-programmable gate array using nonvolatile static random access memory and nonvolatile flip-flops based on pseudo-spin-transistor architecture with spin-transfer-torque magnetic tunnel junctions","volume":"51","author":"shuu'ichirou","year":"2012","journal-title":"Japanese Journal of Applied Physics"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2017,11,5]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368792.pdf?arnumber=8368792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:45Z","timestamp":1755626925000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368792","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}