{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:09:43Z","timestamp":1760080183149,"version":"3.44.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368793","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"109-110","source":"Crossref","is-referenced-by-count":2,"title":["High-performance RF-interconnect for 3D stacked memory"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Alzahmi","sequence":"first","affiliation":[{"name":"Dept. of Electrical Engineering, Southern Methodist University, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nahid","family":"Mirzaie","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Southern Methodist University, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ching","family":"Lin","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Southern Methodist University, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Insoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Dept. of Medicine, University of Connecticut, Farmington, CT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyung-Su","family":"Byun","sequence":"additional","affiliation":[{"name":"Dept. of Information and Communication, Inha University, Incheon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0859-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164709"},{"key":"ref6","first-page":"127","article-title":"Design electronic circuit using evolutionary algorithms","author":"yan","year":"2010","journal-title":"J of Next Gen Info Tech"},{"key":"ref5","article-title":"Yield-aware sizing of pipeline ADC using a multiple-objective evolutionary algorithm","author":"mirzaie","year":"2016","journal-title":"International Journal of Circuit Theory and Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2013.6756685"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101890"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2017,11,5]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368793.pdf?arnumber=8368793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:38Z","timestamp":1755626918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368793","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}