{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:02:32Z","timestamp":1755799352048,"version":"3.44.0"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368799","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"121-122","source":"Crossref","is-referenced-by-count":0,"title":["A selective error data capture method using on-chip DRAM for silicon debug of multi-core design"],"prefix":"10.1109","author":[{"given":"Hyunggoy","family":"Oh","sequence":"first","affiliation":[{"name":"Yonsei University, Seoul, Korea"}]},{"given":"Heetae","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Korea"}]},{"given":"Jaeil","family":"Lim","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Korea"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Korea"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035363"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050501"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2017,11,5]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368799.pdf?arnumber=8368799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:43Z","timestamp":1755626923000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368799","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}