{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:00:50Z","timestamp":1755799250743,"version":"3.44.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368842","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"152-154","source":"Crossref","is-referenced-by-count":0,"title":["Building block multi-chip systems using inductive coupling through chip interface"],"prefix":"10.1109","author":[{"given":"Hideharu","family":"Amano","sequence":"first","affiliation":[{"name":"Keio University"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[{"name":"Keio University"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[{"name":"Univesity of Tokyo"}]},{"given":"Kimiyoshi","family":"Usami","sequence":"additional","affiliation":[{"name":"Shibara Institute of Technology"}]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[{"name":"University of Tokyo"}]},{"given":"Hiroki","family":"Matsutani","sequence":"additional","affiliation":[{"name":"Keio University"}]},{"given":"Mitaro","family":"Namiki","sequence":"additional","affiliation":[{"name":"Tokyo Universtiy of Agriculture and Technology"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Digital Embedded Memory Scheme using Voltage Scaling and Body Bias Separation for Low-Power System","author":"yoshida","year":"2017","journal-title":"Proc on the 14th international SoC Design Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056851"},{"key":"ref6","first-page":"60","article-title":"NOSQL Cache Design Combining In-NIC and In-Kernel Cache","author":"tokuyoshi","year":"2016","journal-title":"Proc of the 24th IEEE International Symposium on High Performance Interconnects (Hot Interconnects 2)"},{"key":"ref5","article-title":"Scalable Deep Neural Network Accelerator Cores with Cubic Integration using Through Chip Interface","author":"sakamoto","year":"2017","journal-title":"Proc on the 14th international SoC Design Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E98.C.536"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.112"},{"key":"ref1","first-page":"424","article-title":"A 1Tb\/s sW Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link","author":"miura","year":"2006","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC'06)"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2017,11,5]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368842.pdf?arnumber=8368842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:42Z","timestamp":1755626922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368842","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}