{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:02:20Z","timestamp":1755799340490,"version":"3.44.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368877","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"248-249","source":"Crossref","is-referenced-by-count":0,"title":["A 1.5-Gb\/s adaptive equalizer with periodically embedded clock encoding for intra-panel interfaces"],"prefix":"10.1109","author":[{"given":"Chia-Chi","family":"Liu","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Chung Hsing University, 250, Kuo-Kuang Road, Taichung, Taiwan 40254"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Yuan","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Chung Hsing University, 250, Kuo-Kuang Road, Taichung, Taiwan 40254"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822774"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047311"},{"key":"ref5","first-page":"328","article-title":"A 10 Gb\/s CMOS adaptive equalizer for backplane applications","author":"gondi","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"343","article-title":"A 3.3-V analog adaptive line-equalizer for fast Ether-net data communication","author":"babanezhad","year":"1998","journal-title":"Proc IEEE CICC"},{"journal-title":"Design of Integrated Circuits for Optical Communications","year":"2002","author":"razavi","key":"ref1"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2017,11,5]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368877.pdf?arnumber=8368877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:45Z","timestamp":1755626925000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368877","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}