{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:26:03Z","timestamp":1766298363555,"version":"3.44.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368881","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"254-255","source":"Crossref","is-referenced-by-count":3,"title":["Hardware feasible offset and gain error correction for time-interleaved ADC"],"prefix":"10.1109","author":[{"given":"Sadeque Reza","family":"Khan","sequence":"first","affiliation":[{"name":"Department of Information and Communication Engineering, Chosun University, 309 Pilmoon-daero, Dong, GwangJu, 61452, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arifa","family":"Ferdousi","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Engineering, Chosun University, 309 Pilmoon-daero, Dong, GwangJu, 61452, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"GoangSeog","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Engineering, Chosun University, 309 Pilmoon-daero, Dong, GwangJu, 61452, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2006.328244"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328264"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.823321"},{"key":"ref5","article-title":"A novel digital calibration technique for gain and offset mismatch in parallel TI?? ADCs","author":"beydoun","year":"2010","journal-title":"ICASSP"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1109\/ISSCC.2014.6757477","article-title":"A 90GS\/s 8b 667mW 64-interleaved SAR ADC in 32nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2017,11,5]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368881.pdf?arnumber=8368881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:50Z","timestamp":1755626930000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368881","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}