{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T23:25:44Z","timestamp":1777073144311,"version":"3.51.4"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368915","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"316-317","source":"Crossref","is-referenced-by-count":5,"title":["A standard CMOS neural stimulator IC with high voltage compliant output current driver"],"prefix":"10.1109","author":[{"given":"Vo Nhut","family":"Tuan","sequence":"first","affiliation":[{"name":"Department of Electrical and Information Engineering, Seoul National University of Science and Technology, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyouk-Kyu","family":"Cha","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Engineering, Seoul National University of Science and Technology, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2298037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.10.013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164667"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2257171"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","location":"Seoul, Korea (South)","start":{"date-parts":[[2017,11,5]]},"end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368915.pdf?arnumber=8368915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:55Z","timestamp":1755626935000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368915","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}