{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:27:07Z","timestamp":1725434827404},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/isocc.2018.8649911","type":"proceedings-article","created":{"date-parts":[[2019,2,26]],"date-time":"2019-02-26T02:10:07Z","timestamp":1551147007000},"page":"7-8","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic voltage Drop induced Path Delay Analysis for STV and NTV Circuits during At-speed Scan Test"],"prefix":"10.1109","author":[{"given":"Hyunggoy","family":"Oh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heetae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangjun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"138","article-title":"Near-threshold-voltage circuit design : The design challenges and chances","author":"wey","year":"2014","journal-title":"Proc ISOCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.30"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref2","first-page":"82","article-title":"Characterizing and evaluating voltage noise in multi-core near-threshold processors","author":"zhang","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref1","first-page":"1149","article-title":"Near-threshold voltage (NTV) design&#x2014;Opportunities and challenges","author":"kaul","year":"2012","journal-title":"Proc DAC"}],"event":{"name":"2018 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2018,11,12]]},"location":"Daegu, Korea (South)","end":{"date-parts":[[2018,11,15]]}},"container-title":["2018 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8648165\/8649799\/08649911.pdf?arnumber=8649911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T06:22:22Z","timestamp":1643264542000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8649911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc.2018.8649911","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}