{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:06:36Z","timestamp":1725707196216},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/isocc.2018.8649918","type":"proceedings-article","created":{"date-parts":[[2019,2,26]],"date-time":"2019-02-26T02:10:07Z","timestamp":1551147007000},"page":"140-141","source":"Crossref","is-referenced-by-count":0,"title":["Digital PHY Design Methodologies for High-Speed and Low-Power Memory Interface"],"prefix":"10.1109","author":[{"given":"Kwanyeob","family":"Chae","sequence":"first","affiliation":[]},{"given":"Billy","family":"Koo","sequence":"additional","affiliation":[]},{"given":"Jihun","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Sanghune","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jongshin","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Jaehong","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"430","article-title":"A 3.2Gb\/s\/pin 1.0V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1V DRAM Core Operation","author":"Oh","year":"2014","journal-title":"IEEE ISSCC"},{"key":"ref2","first-page":"461","article-title":"A 690mV 4.4 Gbps\/pin all-digital LPDDR4 PHY in 10nm FinFET technology","author":"Chae","year":"2016","journal-title":"IEEE ESSCIRC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296193"},{"article-title":"Delay Cells and Delay Line Circuits Having The Same","volume-title":"U.S. Patent","author":"Chae","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870429"}],"event":{"name":"2018 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2018,11,12]]},"location":"Daegu, Korea (South)","end":{"date-parts":[[2018,11,15]]}},"container-title":["2018 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8648165\/8649799\/08649918.pdf?arnumber=8649918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:40:21Z","timestamp":1706056821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8649918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc.2018.8649918","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}