{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:00:06Z","timestamp":1725696006303},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/isocc.2018.8649933","type":"proceedings-article","created":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T21:10:07Z","timestamp":1551129007000},"page":"90-91","source":"Crossref","is-referenced-by-count":1,"title":["A Folded Locking Scheme for the Long-Range Delay Block in a Wide-Range DLL"],"prefix":"10.1109","author":[{"given":"Yu-Chi","family":"Wei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi-Yu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843596"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903782"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092996"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2248070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2016.7799748"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2313131"},{"key":"ref7","first-page":"244","article-title":"A 6.7MHz-to-1.24GHz 0.0318 mm2 Fast-Locking All-Digital DLL in 90nm CMOS","author":"hsieh","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834900"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref1","first-page":"98","article-title":"A Low Jitter Delay-Locked-Loop Applied for DDR4","author":"tu","year":"2013","journal-title":"Proc of IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"}],"event":{"name":"2018 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2018,11,12]]},"location":"Daegu, Korea (South)","end":{"date-parts":[[2018,11,15]]}},"container-title":["2018 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8648165\/8649799\/08649933.pdf?arnumber=8649933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:47:01Z","timestamp":1643251621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8649933\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isocc.2018.8649933","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}