{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:06:14Z","timestamp":1730275574474,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/isocc.2018.8649954","type":"proceedings-article","created":{"date-parts":[[2019,2,26]],"date-time":"2019-02-26T02:10:07Z","timestamp":1551147007000},"page":"273-274","source":"Crossref","is-referenced-by-count":2,"title":["Method of RTL Debugging When Using HLS for HW Design : Different Simulation Result of Verilog & VHDL"],"prefix":"10.1109","author":[{"given":"Sang Un","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tae Pyeong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mee Zee","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong Beom","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","article-title":"High-Level Synthesis for FPGAs: From Prototyping to Deployment","volume":"30","author":"rukhin","year":"2011","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and System"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240664"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref1","first-page":"539","article-title":"The Research of Hardware Design Methodology Using High Level Synthesis Technique","author":"hellebrand","year":"2008","journal-title":"IEI"}],"event":{"name":"2018 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2018,11,12]]},"location":"Daegu, Korea (South)","end":{"date-parts":[[2018,11,15]]}},"container-title":["2018 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8648165\/8649799\/08649954.pdf?arnumber=8649954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T07:33:46Z","timestamp":1643268826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8649954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isocc.2018.8649954","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}