{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:34:52Z","timestamp":1784997292567,"version":"3.55.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10,6]]},"DOI":"10.1109\/isocc47750.2019.9027656","type":"proceedings-article","created":{"date-parts":[[2020,3,10]],"date-time":"2020-03-10T02:18:55Z","timestamp":1583806735000},"page":"164-165","source":"Crossref","is-referenced-by-count":6,"title":["Challenges in Circuit Designs of Nonvolatile-memory based computing-in-memory for AI Edge Devices"],"prefix":"10.1109","author":[{"given":"Cheng-Xin","family":"Xue","sequence":"first","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177079"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1109\/ISSCC.2014.6757457","article-title":"Embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V Read Using Swing-Sample-and-Couple Sense Amplifier and Self-Boost-Write-Termination Scheme","author":"chang","year":"2014","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310394"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008465"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref12","first-page":"232","article-title":"A 40nm 2Mb ReRAM Macro with 85% Reduction in FORMING Time and 99% Reduction in Page-Write Time Using Auto-FORMING and Auto-Write Schemes","author":"chiu","year":"0","journal-title":"Symposium on VLSI Technology"},{"key":"ref13","first-page":"260t","article-title":"A 462GOPs\/J RRAM-Based Nonvolatile Intelligent Processor for Energy Harvesting IoE System Featuring Nonvolatile Logics and Processing-In-Memory","author":"su","year":"2017","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref14","first-page":"136","article-title":"A 256b-Wordlength ReRAM-based TCAM with 1ns Search-Time and 14x Improvement in WordLength-EnergyEfficiency-Density Product using 2.5T1R cell","author":"lin","year":"2016","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527447"},{"key":"ref16","first-page":"318","article-title":"A 3T1R Nonvolatile TCAM Using MLC ReRAM with Sub-1ns Search Time","author":"chang","year":"2015","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157928"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114532"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510627"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297417"},{"key":"ref3","article-title":"Emerging Memory Based Circuits for Beyond von Neumann Applications: Nonvolatile-Logic and Computing-in-Memory","author":"chang","year":"2018","journal-title":"SSDM"},{"key":"ref6","first-page":"140","article-title":"Challenges of emerging memory and memristor based circuits: Nonvolatile logics, IoT security, deep learning and neuromorphic computing","author":"chang","year":"0","journal-title":"IEEE 12th International Conference on ASIC (ASICON)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873588"},{"key":"ref5","article-title":"Challenges in Resistive Memory Enabled Circuits and Systems: Memory, Nonvolatile Logics and AI Chips","author":"chang","year":"2017","journal-title":"JST ImPACT"},{"key":"ref8","first-page":"496","article-title":"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"0","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"},{"key":"ref7","first-page":"23","article-title":"Circuit Design for Beyond Von Neumann Applications Using Emerging Memory: From Nonvolatile Logics to Neuromorphic Computing","author":"chen","year":"0","journal-title":"Proc International Symposium on Quality Electronic Design (ISQED)"},{"key":"ref2","article-title":"Next-Generation Energy-Efficient Computing for IoT and AI Chips: How to Overcome the Memory Wall","author":"chang","year":"0","journal-title":"IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref1","first-page":"116","article-title":"Considerations of Integrating Computing-In-Memory and Processing-In-Sensor into Convolutional Neural Network Accelerators for Low-Power Edge Devices","author":"tang","year":"0","journal-title":"Symposium on VLSI Technology"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157181"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref21","first-page":"28.2.1","article-title":"A 16Mb Dual-Mode ReRAM Macro with Sub-14ns Computing-In-Memory and Memory Functions Enabled by Self-Write Termination Scheme","author":"chen","year":"0","journal-title":"Tech Dig IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310399"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746284"},{"key":"ref25","first-page":"388","article-title":"A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing time for CNN-based AI Edge Processors","author":"xue","year":"2019","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"}],"event":{"name":"2019 International SoC Design Conference (ISOCC)","location":"Jeju, Korea (South)","start":{"date-parts":[[2019,10,6]]},"end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9017212\/9027628\/09027656.pdf?arnumber=9027656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:26:14Z","timestamp":1756754774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9027656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,6]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/isocc47750.2019.9027656","relation":{},"subject":[],"published":{"date-parts":[[2019,10,6]]}}}