{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:02:23Z","timestamp":1754161343322,"version":"3.41.2"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10,6]]},"DOI":"10.1109\/isocc47750.2019.9027683","type":"proceedings-article","created":{"date-parts":[[2020,3,10]],"date-time":"2020-03-10T02:18:55Z","timestamp":1583806735000},"page":"40-41","source":"Crossref","is-referenced-by-count":0,"title":["Design and Automatic Generation of High-Speed Circuits for Wireline Communications"],"prefix":"10.1109","author":[{"given":"Jaeduk","family":"Han","sequence":"first","affiliation":[{"name":"Hanyang University,Department of Electronic Engineering,Seoul,Korea"}]},{"given":"Eric","family":"Chang","sequence":"additional","affiliation":[{"name":"Berkeley Wireless Research Center, EECS, University of California, Berkeley,Berkeley,CA,USA"}]},{"given":"Elad","family":"Alon","sequence":"additional","affiliation":[{"name":"Berkeley Wireless Research Center, EECS, University of California, Berkeley,Berkeley,CA,USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2911404"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883336"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref7","first-page":"366","article-title":"A 78mW 11.8Gb\/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32nm CMOS","author":"spagna","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740268"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"871","DOI":"10.1109\/JSSC.2016.2519389","article-title":"Design Techniques for a 60 Gb\/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology","volume":"51","author":"han","year":"2016","journal-title":"IEEE J Solid-State Circuits"}],"event":{"name":"2019 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2019,10,6]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9017212\/9027628\/09027683.pdf?arnumber=9027683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,28]],"date-time":"2025-07-28T19:43:08Z","timestamp":1753731788000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9027683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc47750.2019.9027683","relation":{},"subject":[],"published":{"date-parts":[[2019,10,6]]}}}