{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:46:17Z","timestamp":1725594377770},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10,6]]},"DOI":"10.1109\/isocc47750.2019.9027760","type":"proceedings-article","created":{"date-parts":[[2020,3,10]],"date-time":"2020-03-10T06:18:55Z","timestamp":1583821135000},"page":"21-22","source":"Crossref","is-referenced-by-count":0,"title":["Optimization of Null Convenction Logic Using Gate Diffusion Input"],"prefix":"10.1109","author":[{"given":"Prashanthi","family":"Metku","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minsu","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyung Ki","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/EEEI.2010.5662107"},{"year":"2001","author":"smith","journal-title":"Gate and throughput optimizations for null convention self-timed digital circuits","key":"ref3"},{"key":"ref6","first-page":"21","article-title":"Low-power null convention logic design based on modified gate diffusion input technique","author":"prashanthi","year":"0","journal-title":"2017 International SoC Design Conference (ISOCC)"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ASIC.2001.954670"},{"key":"ref7","first-page":"233","article-title":"Low-Power Null Convention Logic Multiplier Design Based on Gate Diffusion Input Technique","author":"prashanthi","year":"0","journal-title":"2018 International SoC Design Conference (ISOCC)"},{"key":"ref2","first-page":"13","article-title":"Asynchronous circuit design using new high speed ncl gates","author":"choi","year":"0","journal-title":"Proc Int SoC Design Conf (ISOCC)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1016\/j.vlsi.2003.12.004"}],"event":{"name":"2019 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2019,10,6]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9017212\/9027628\/09027760.pdf?arnumber=9027760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:48:23Z","timestamp":1658094503000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9027760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc47750.2019.9027760","relation":{},"subject":[],"published":{"date-parts":[[2019,10,6]]}}}