{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:06:45Z","timestamp":1730275605417,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T00:00:00Z","timestamp":1570320000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10,6]]},"DOI":"10.1109\/isocc47750.2019.9027762","type":"proceedings-article","created":{"date-parts":[[2020,3,10]],"date-time":"2020-03-10T06:18:55Z","timestamp":1583821135000},"page":"27-28","source":"Crossref","is-referenced-by-count":1,"title":["Area Efficient Multi-Threshold Null Convenction Logic"],"prefix":"10.1109","author":[{"given":"Prashanthi","family":"Metku","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minsu","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyung Ki","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"503","article-title":"Ultra-low power delay-insensitive circuit design","author":"andrew","year":"0","journal-title":"2008 51st Midwest Symposium on Circuits and Systems"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"81","DOI":"10.3390\/jlpea5020081","article-title":"Multi-Threshold NULL Convention Logic (MTNCL): An ultra-low power asynchronous circuit design methodology","volume":"5","author":"liang","year":"2015","journal-title":"Journal of Low Power Electronics and Applications"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954670"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2010.5662107"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/TVLSI.2002.801578","article-title":"Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits","volume":"10","author":"arkadiy","year":"2002","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Systems"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/4.400426","article-title":"1-V power supply highspeed digital circuit technology with multithreshold-voltage CMOS","volume":"30","author":"shin'ichiro","year":"1995","journal-title":"IEEE Journal of Solid-State Circuits"},{"journal-title":"Gate and throughput optimizations for null convention self-timed digital circuits","year":"2001","author":"smith","key":"ref1"}],"event":{"name":"2019 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2019,10,6]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9017212\/9027628\/09027762.pdf?arnumber=9027762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:48:23Z","timestamp":1658094503000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9027762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc47750.2019.9027762","relation":{},"subject":[],"published":{"date-parts":[[2019,10,6]]}}}