{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:04:39Z","timestamp":1740099879899,"version":"3.37.3"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea(NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["2018M3E3A1057248"],"award-info":[{"award-number":["2018M3E3A1057248"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/isocc50952.2020.9332921","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T20:51:49Z","timestamp":1612299109000},"page":"13-14","source":"Crossref","is-referenced-by-count":2,"title":["Asymmetric Prefetching Architecture for Multicore Processor"],"prefix":"10.1109","author":[{"given":"Duheon","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwangsu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39 2","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref3","article-title":"Semantic locality and context-based prefetching using reinforcement learning","author":"leeor","year":"0","journal-title":"2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref6"},{"journal-title":"SPEC CPU2006","year":"0","key":"ref5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"}],"event":{"name":"2020 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2020,10,21]]},"location":"Yeosu, Korea (South)","end":{"date-parts":[[2020,10,24]]}},"container-title":["2020 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9332802\/9332909\/09332921.pdf?arnumber=9332921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:05Z","timestamp":1656453125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9332921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isocc50952.2020.9332921","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}