{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:07:09Z","timestamp":1730275629991,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/isocc50952.2020.9332941","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T20:51:49Z","timestamp":1612299109000},"page":"282-283","source":"Crossref","is-referenced-by-count":1,"title":["Gate Diffusion Input Multi-Threshold Null Convention Logic Circuit Design Approach"],"prefix":"10.1109","author":[{"given":"Prashanthi","family":"Metku","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minsu","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyung-Ki","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea5020081"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.12.004"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/TVLSI.2002.801578","article-title":"Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits","volume":"10","author":"arkadiy","year":"2002","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref2","first-page":"41","article-title":"CMOS implementation of static threshold gates with hysteresis: A new approach","author":"parsan","year":"0","journal-title":"Proc IEEE Int Conf VLSI System-on-Chip (VLSI-SoC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2006.02.012"}],"event":{"name":"2020 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2020,10,21]]},"location":"Yeosu, Korea (South)","end":{"date-parts":[[2020,10,24]]}},"container-title":["2020 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9332802\/9332909\/09332941.pdf?arnumber=9332941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:57:24Z","timestamp":1656453444000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9332941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isocc50952.2020.9332941","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}