{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:04:40Z","timestamp":1740099880322,"version":"3.37.3"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"MOTIE","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/isocc50952.2020.9333030","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T20:51:49Z","timestamp":1612299109000},"page":"214-215","source":"Crossref","is-referenced-by-count":1,"title":["Fast Prototyping of a Deep Neural Network on an FPGA"],"prefix":"10.1109","author":[{"given":"WonJong","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"HyeGang","family":"Jun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref4"},{"key":"ref3","article-title":"ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network","author":"gschwnd","year":"0","journal-title":"Computer Vision and Pattern Recognition (CVPR)"},{"year":"0","key":"ref6"},{"year":"0","key":"ref5"},{"year":"0","key":"ref7"},{"journal-title":"High-Level Synthesis Blue Book","year":"2010","author":"fingeroff","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"}],"event":{"name":"2020 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2020,10,21]]},"location":"Yeosu, Korea (South)","end":{"date-parts":[[2020,10,24]]}},"container-title":["2020 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9332802\/9332909\/09333030.pdf?arnumber=9333030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:50:19Z","timestamp":1656453019000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9333030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc50952.2020.9333030","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}