{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:04:40Z","timestamp":1740099880153,"version":"3.37.3"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology (MOST)","doi-asserted-by":"publisher","award":["MOST 108-2218-E-005-017"],"award-info":[{"award-number":["MOST 108-2218-E-005-017"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/isocc50952.2020.9333049","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T20:51:49Z","timestamp":1612299109000},"page":"189-190","source":"Crossref","is-referenced-by-count":13,"title":["Prototype of Low Complexity CNN Hardware Accelerator with FPGA-based PYNQ Platform for Dual-Mode Biometrics Recognition"],"prefix":"10.1109","author":[{"given":"Yu-Hsiang","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Peng","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert Chen-Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Design of Low Complexity Convolution Neural Network Accelerator for Finger-Vein Identification System","year":"2019","author":"lee","key":"ref4"},{"key":"ref3","first-page":"970","article-title":"UBIRIS: A noisy iris image database","author":"proenca","year":"2005","journal-title":"Image Analysis and Processing-ICIAP"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00057"},{"year":"0","key":"ref5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00031"},{"key":"ref2","article-title":"PYNQ Classification - Python on Zynq FPGA for Neural Networks","author":"wang","year":"2017","journal-title":"Final Year Project Imperial College London"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2013.2239152"}],"event":{"name":"2020 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2020,10,21]]},"location":"Yeosu, Korea (South)","end":{"date-parts":[[2020,10,24]]}},"container-title":["2020 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9332802\/9332909\/09333049.pdf?arnumber=9333049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:05Z","timestamp":1656453125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9333049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc50952.2020.9333049","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}