{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,28]],"date-time":"2026-08-28T16:43:10Z","timestamp":1787935390528,"version":"build-2784847793"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/isocc50952.2020.9333063","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T20:51:49Z","timestamp":1612299109000},"page":"21-22","source":"Crossref","is-referenced-by-count":18,"title":["Deep Neural Network Training Accelerator Designs in ASIC and FPGA"],"prefix":"10.1109","author":[{"given":"Shreyas K.","family":"Venkataramanaiah","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shihui","family":"Yin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Automatic Compiler Based FPGA Accelerator for CNN Training","author":"venkataramanaiah","year":"0","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2954780"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055293"},{"key":"ref1","article-title":"LNPU: A 25.3TFLOPS\/W Sparse Deep-Neural-Network Learning Processor with Fine-Grained Mixed Precision of FP8-FPI6","author":"lee","year":"0","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"}],"event":{"name":"2020 International SoC Design Conference (ISOCC)","location":"Yeosu, Korea (South)","start":{"date-parts":[[2020,10,21]]},"end":{"date-parts":[[2020,10,24]]}},"container-title":["2020 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9332802\/9332909\/09333063.pdf?arnumber=9333063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:05Z","timestamp":1656453125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9333063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isocc50952.2020.9333063","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}