{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:07:36Z","timestamp":1730275656403,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/isocc50952.2020.9333105","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T15:51:49Z","timestamp":1612281109000},"page":"157-158","source":"Crossref","is-referenced-by-count":1,"title":["Low Power Spiking Neural Network Circuit with Compact Synapse and Neuron Cells"],"prefix":"10.1109","author":[{"given":"Malik Summair","family":"Asghar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saad","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"HyungWon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840718"},{"key":"ref3","article-title":"Time-Domain Neural Network: A 48.5 TSOp\/s\/W Neuromorphic Chip optimized for deep learning and CMOS technology","author":"miyashita","year":"2016","journal-title":"IEEE Asian SSC Conference"},{"key":"ref5","first-page":"1","article-title":"A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep SNN","volume":"2385","author":"aayush","year":"2018","journal-title":"Proc of the 54th Annual Design Automation Conference 2017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref1","first-page":"129","article-title":"A Low-power, Mixed-mode Neural Network Classifier for Robust Scene Classification","volume":"19","author":"kyuho","year":"0","journal-title":"Journal of Semiconductor Technology and Science"}],"event":{"name":"2020 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2020,10,21]]},"location":"Yeosu, Korea (South)","end":{"date-parts":[[2020,10,24]]}},"container-title":["2020 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9332802\/9332909\/09333105.pdf?arnumber=9333105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:50:19Z","timestamp":1656438619000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9333105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc50952.2020.9333105","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}