{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:17:56Z","timestamp":1772205476911,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/isocc50952.2020.9333115","type":"proceedings-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T15:51:49Z","timestamp":1612281109000},"page":"19-20","source":"Crossref","is-referenced-by-count":3,"title":["Efficient TSV Fault Detection Scheme For High Bandwidth Memory Using Pattern Analysis"],"prefix":"10.1109","author":[{"given":"Kwanho","family":"Bae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2018.2852198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2957758"},{"key":"ref5","article-title":"Combined symbol error correction and spare through-silicon vias for 3D memories","volume":"99","author":"garcia-herrero","year":"2019","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref2","first-page":"1","article-title":"Area and reliability efficient ECC scheme for 3D RAMs","author":"chang","year":"2012","journal-title":"Proceedings of Technical Program of 2012 VLSI Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771811"}],"event":{"name":"2020 International SoC Design Conference (ISOCC)","location":"Yeosu, Korea (South)","start":{"date-parts":[[2020,10,21]]},"end":{"date-parts":[[2020,10,24]]}},"container-title":["2020 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9332802\/9332909\/09333115.pdf?arnumber=9333115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:50:19Z","timestamp":1656438619000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9333115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc50952.2020.9333115","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}