{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:13:03Z","timestamp":1740100383994,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chip","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/isocc53507.2021.9613846","type":"proceedings-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T20:31:55Z","timestamp":1637872315000},"page":"197-198","source":"Crossref","is-referenced-by-count":0,"title":["Challenges and Opportunities of Energy-Efficient CIM SoC Design for Edge AI Devices"],"prefix":"10.1109","author":[{"given":"Jinshan","family":"Yue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"252","article-title":"An 89TOPS\/W and 16.3TOPS\/mm2 all-digital SRAM-based full-precision compute-inmemory macro in 22nm for machine-learning edge applications","author":"chih","year":"2021","journal-title":"ISSCC"},{"key":"ref11","first-page":"240","article-title":"A 65nm 3T dynamic analog RAMbased computing-in-memory macro and CNN accelerator with retention enhancement, adaptive analog sparsity and 44TOPS\/W system energy efficiency","author":"chen","year":"2021","journal-title":"ISSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322271"},{"article-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications","year":"2017","author":"howard","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref6","first-page":"394","article-title":"Sandwich-RAM: An energyefficient in-memory BWN architecture with pulse-width modulation","author":"yang","year":"2019","journal-title":"International Solid-State Circuits Conference (ISSCC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref8","first-page":"234","article-title":"A 65nm computing-in-memory-based CNN processor with 2.9-to-35.8 TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","author":"yue","year":"2020","journal-title":"ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref9","first-page":"238","article-title":"A 2.75-to-75.9 TOPS\/W computing-inmemory NN processor supporting set-associate block-wise zero skipping and ping-pong CIM with simultaneous computation and weight updating","author":"yue","year":"2021","journal-title":"ISSCC"}],"event":{"name":"2021 18th International SoC Design Conference (ISOCC)","start":{"date-parts":[[2021,10,6]]},"location":"Jeju Island, Korea, Republic of","end":{"date-parts":[[2021,10,9]]}},"container-title":["2021 18th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9613844\/9613845\/09613846.pdf?arnumber=9613846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:52:34Z","timestamp":1652201554000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9613846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isocc53507.2021.9613846","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}