{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:08:35Z","timestamp":1725577715901},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/isocc53507.2021.9613871","type":"proceedings-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T15:31:55Z","timestamp":1637854315000},"page":"117-118","source":"Crossref","is-referenced-by-count":0,"title":["Data Protection Method for Flash Memory in Serial Peripheral Interface"],"prefix":"10.1109","author":[{"given":"Aeri","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Flash Memory Write Protection Techniques","author":"dipert","year":"1993","journal-title":"Intel Application Note"},{"year":"2003","key":"ref3","article-title":"SPI Block Guide V03.06"},{"year":"2019","key":"ref6","article-title":"1.8V Uniform Sector Standard and Dual Serial Flash, GD25LD80C"},{"year":"2017","key":"ref5","article-title":"Ultra Low Power 4M-BIT [x 1\/x 2\/x 4] CMOS MXSMIO (Serial Multi I\/O) Flash Memory, document MX25R4035F"},{"year":"2021","key":"ref7","article-title":"1.8V Quad IO Serial NOR Flash, XT25Q08D"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MIM.2009.4762946"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118382"}],"event":{"name":"2021 18th International SoC Design Conference (ISOCC)","start":{"date-parts":[[2021,10,6]]},"location":"Jeju Island, Korea, Republic of","end":{"date-parts":[[2021,10,9]]}},"container-title":["2021 18th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9613844\/9613845\/09613871.pdf?arnumber=9613871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:52:35Z","timestamp":1652187155000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9613871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc53507.2021.9613871","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}