{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T17:00:09Z","timestamp":1775667609813,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/isocc53507.2021.9613880","type":"proceedings-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T20:31:55Z","timestamp":1637872315000},"page":"375-376","source":"Crossref","is-referenced-by-count":22,"title":["A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications"],"prefix":"10.1109","author":[{"given":"Ronaldo","family":"Serrano","sequence":"first","affiliation":[]},{"given":"Marco","family":"Sarmiento","sequence":"additional","affiliation":[]},{"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[]},{"given":"Khai-Duy","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[]},{"given":"Koichiro","family":"Ishibashi","sequence":"additional","affiliation":[]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451073"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9068952"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref2","article-title":"WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores","author":"herveille","year":"2002"},{"key":"ref1","article-title":"SERV - The SErial RISC-V CPU","author":"kindgren","year":"2018"}],"event":{"name":"2021 18th International SoC Design Conference (ISOCC)","location":"Jeju Island, Korea, Republic of","start":{"date-parts":[[2021,10,6]]},"end":{"date-parts":[[2021,10,9]]}},"container-title":["2021 18th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9613844\/9613845\/09613880.pdf?arnumber=9613880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:52:35Z","timestamp":1652201555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9613880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc53507.2021.9613880","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}