{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:13:02Z","timestamp":1740100382752,"version":"3.37.3"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/isocc53507.2021.9613931","type":"proceedings-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T20:31:55Z","timestamp":1637872315000},"page":"377-378","source":"Crossref","is-referenced-by-count":0,"title":["High-speed StrongARM-latch-based Bang-bang Phase Detector in 40-nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Gaeryun","family":"Sung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaeduk","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref3","first-page":"673","article-title":"A 40-Gb\/s quarter rate CDR with 1:4 demultiplexer in 90-nm CMOS technology","author":"van","year":"2010","journal-title":"fCCT"},{"key":"ref2","first-page":"181","article-title":"A 10 Gb\/s CDR with a half-rate bang-bang phase detector","volume":"ii","author":"ramezani","year":"2003","journal-title":"Proc IEEE Int Sym Circuits and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"}],"event":{"name":"2021 18th International SoC Design Conference (ISOCC)","start":{"date-parts":[[2021,10,6]]},"location":"Jeju Island, Korea, Republic of","end":{"date-parts":[[2021,10,9]]}},"container-title":["2021 18th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9613844\/9613845\/09613931.pdf?arnumber=9613931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:52:35Z","timestamp":1652201555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9613931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isocc53507.2021.9613931","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}