{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T00:19:22Z","timestamp":1756253962179,"version":"3.44.0"},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/isocc53507.2021.9613991","type":"proceedings-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T15:31:55Z","timestamp":1637854315000},"page":"373-374","source":"Crossref","is-referenced-by-count":2,"title":["FPGA Design Duplication based on the Bitstream Extraction"],"prefix":"10.1109","author":[{"given":"Soyeon","family":"Choi","sequence":"first","affiliation":[{"name":"Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nari","family":"Im","sequence":"additional","affiliation":[{"name":"Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoyoung","family":"Yoo","sequence":"additional","affiliation":[{"name":"Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2009","key":"ref3","article-title":"Spartan-6 FPGA Coonfiguraiton User Guide"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515755"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399455"}],"event":{"name":"2021 18th International SoC Design Conference (ISOCC)","start":{"date-parts":[[2021,10,6]]},"location":"Jeju Island, Korea, Republic of","end":{"date-parts":[[2021,10,9]]}},"container-title":["2021 18th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9613844\/9613845\/09613991.pdf?arnumber=9613991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:13:20Z","timestamp":1756235600000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9613991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isocc53507.2021.9613991","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}