{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:50:46Z","timestamp":1725738646477},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,19]]},"DOI":"10.1109\/isocc56007.2022.10031296","type":"proceedings-article","created":{"date-parts":[[2023,2,7]],"date-time":"2023-02-07T19:12:27Z","timestamp":1675797147000},"page":"330-331","source":"Crossref","is-referenced-by-count":1,"title":["Data extraction from flash memory and reverse engineering using Xilinx 7 series FPGA boards"],"prefix":"10.1109","author":[{"given":"Dongchan","family":"Lee","sequence":"first","affiliation":[{"name":"School of Electronic & Electrical, Eng. Hongik University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghyun","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electronic & Electrical, Eng. Hongik University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mannhee","family":"Cho","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyung-Min","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngmin","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic & Electrical, Eng. Hongik University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/IWRSP.2003.1207038"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.3390\/electronics7100246"},{"key":"ref3","first-page":"187","article-title":"A Study of FPGA Hardware Trojan Detection Using Bitstream Reverse-Engineering","author":"Cho","year":"2021","journal-title":"Journal of"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ACCESS.2019.2901949"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.5573\/jsts.2021.21.1.049"},{"volume-title":"Arty FPGA Board Reference Manual, Digilent, Inc.","year":"2017","key":"ref6"}],"event":{"name":"2022 19th International SoC Design Conference (ISOCC)","start":{"date-parts":[[2022,10,19]]},"location":"Gangneung-si, Korea, Republic of","end":{"date-parts":[[2022,10,22]]}},"container-title":["2022 19th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10031262\/10031265\/10031296.pdf?arnumber=10031296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T11:34:24Z","timestamp":1707824064000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10031296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,19]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isocc56007.2022.10031296","relation":{},"subject":[],"published":{"date-parts":[[2022,10,19]]}}}