{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T19:45:34Z","timestamp":1782589534454,"version":"3.54.5"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,19]]},"DOI":"10.1109\/isocc56007.2022.10031326","type":"proceedings-article","created":{"date-parts":[[2023,2,7]],"date-time":"2023-02-07T19:12:27Z","timestamp":1675797147000},"page":"328-329","source":"Crossref","is-referenced-by-count":1,"title":["Automated Reverse Engineering Tools for FPGA Bitstream Extraction and Logic Estimation"],"prefix":"10.1109","author":[{"given":"Mannhee","family":"Cho","sequence":"first","affiliation":[{"name":"School of Electrical Engineering Korea University,Seoul,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongchan","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering Hongik University,Seoul,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanghyun","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering Hongik University,Seoul,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youngmin","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering Hongik University,Seoul,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyung-Min","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering Korea University,Seoul,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics7100246"},{"issue":"1","key":"ref2","article-title":"Reverse engineering for Xilinx FPGA chips using ISE design tools","volume":"6","author":"Choi","year":"2020","journal-title":"Journal of Integrated Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2021.21.1.049"},{"key":"ref4","article-title":"Spartan-6 FPGA Configuration User Guide","year":"2022"},{"key":"ref5","article-title":"7 Series FPGAs Configuration User Guide","year":"2022"}],"event":{"name":"2022 19th International SoC Design Conference (ISOCC)","location":"Gangneung-si, Korea, Republic of","start":{"date-parts":[[2022,10,19]]},"end":{"date-parts":[[2022,10,22]]}},"container-title":["2022 19th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10031262\/10031265\/10031326.pdf?arnumber=10031326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T11:34:58Z","timestamp":1707824098000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10031326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,19]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc56007.2022.10031326","relation":{},"subject":[],"published":{"date-parts":[[2022,10,19]]}}}