{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:54:45Z","timestamp":1725717285313},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,19]]},"DOI":"10.1109\/isocc56007.2022.10031343","type":"proceedings-article","created":{"date-parts":[[2023,2,7]],"date-time":"2023-02-07T14:12:27Z","timestamp":1675779147000},"page":"141-142","source":"Crossref","is-referenced-by-count":0,"title":["Impact of PI Nonlinearity on High-Resolution Frequency-to-Digital Converter"],"prefix":"10.1109","author":[{"given":"Honggyoo","family":"Ahn","sequence":"first","affiliation":[{"name":"Inter-University Semiconductor Research Center Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joonghyun","family":"Song","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woo-Seok","family":"Choi","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2718670"},{"key":"ref2","first-page":"1","article-title":"A 4.4–5.4GHz digital fractional-N PLL using frequency-to-digital converter","author":"talegaonkar","year":"0","journal-title":"2014 Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373439"}],"event":{"name":"2022 19th International SoC Design Conference (ISOCC)","start":{"date-parts":[[2022,10,19]]},"location":"Gangneung-si, Korea, Republic of","end":{"date-parts":[[2022,10,22]]}},"container-title":["2022 19th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10031262\/10031265\/10031343.pdf?arnumber=10031343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,6]],"date-time":"2023-03-06T13:34:25Z","timestamp":1678109665000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10031343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,19]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isocc56007.2022.10031343","relation":{},"subject":[],"published":{"date-parts":[[2022,10,19]]}}}