{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T09:55:58Z","timestamp":1784368558472,"version":"3.55.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,25]],"date-time":"2023-10-25T00:00:00Z","timestamp":1698192000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,25]],"date-time":"2023-10-25T00:00:00Z","timestamp":1698192000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,25]]},"DOI":"10.1109\/isocc59558.2023.10396509","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:34:13Z","timestamp":1706121253000},"page":"67-68","source":"Crossref","is-referenced-by-count":3,"title":["A RISC-V MCU with adaptive reverse body bias and ultra-low-power retention mode in 22 nm FD-SOI"],"prefix":"10.1109","author":[{"given":"Heiner","family":"Bauer","sequence":"first","affiliation":[{"name":"TU Dresden,Electrical and Computer Engineering Dept,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Stolba","sequence":"additional","affiliation":[{"name":"TU Dresden,Electrical and Computer Engineering Dept,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Scholze","sequence":"additional","affiliation":[{"name":"TU Dresden,Electrical and Computer Engineering Dept,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Walter","sequence":"additional","affiliation":[{"name":"TU Dresden,Electrical and Computer Engineering Dept,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Mayr","sequence":"additional","affiliation":[{"name":"TU Dresden,Electrical and Computer Engineering Dept,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Oefelein","sequence":"additional","affiliation":[{"name":"Racyics GmbH,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sebastian","family":"H\u00f6ppner","sequence":"additional","affiliation":[{"name":"Racyics GmbH,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andr\u00e9","family":"Scharfe","sequence":"additional","affiliation":[{"name":"Racyics GmbH,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Flo","family":"Schraut","sequence":"additional","affiliation":[{"name":"Racyics GmbH,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Holger","family":"Eisenreich","sequence":"additional","affiliation":[{"name":"Racyics GmbH,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"The SpiNNaker 2 processing element architecture for hybrid digital neuromorphic computing","author":"H\u00f6ppner","journal-title":"arXiv:2103.08392"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/COOLCHIPS49199.2020.9097639"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2959544"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2783680"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901768"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492365"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492401"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640145"}],"event":{"name":"2023 20th International SoC Design Conference (ISOCC)","location":"Jeju, Korea, Republic of","start":{"date-parts":[[2023,10,25]]},"end":{"date-parts":[[2023,10,28]]}},"container-title":["2023 20th International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395912\/10395932\/10396509.pdf?arnumber=10396509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T06:28:06Z","timestamp":1706768886000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,25]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isocc59558.2023.10396509","relation":{},"subject":[],"published":{"date-parts":[[2023,10,25]]}}}