{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T02:21:12Z","timestamp":1768530072215,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,8,19]],"date-time":"2024-08-19T00:00:00Z","timestamp":1724025600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,19]],"date-time":"2024-08-19T00:00:00Z","timestamp":1724025600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,8,19]]},"DOI":"10.1109\/isocc62682.2024.10762394","type":"proceedings-article","created":{"date-parts":[[2024,11,29]],"date-time":"2024-11-29T18:49:10Z","timestamp":1732906150000},"page":"306-307","source":"Crossref","is-referenced-by-count":1,"title":["A 28-nm 10.4-fJ\/b Cryogenic embedded DRAM with 3T1C Gain Cell and MBIST at 4-Kelvin"],"prefix":"10.1109","author":[{"given":"Jiapei","family":"Zheng","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}]},{"given":"Xinkai","family":"Nie","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}]},{"given":"Zhenghang","family":"Zhi","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China"}]},{"given":"Zhidong","family":"Tang","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China"}]},{"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}]},{"given":"Xufeng","family":"Kou","sequence":"additional","affiliation":[{"name":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China"}]},{"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, Frontier Institute of Chip and System,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.86.032324"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRDS54852.2021.00012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2454241"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431527"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tasc.2012.2230294"}],"event":{"name":"2024 21st International SoC Design Conference (ISOCC)","location":"Sapporo, Japan","start":{"date-parts":[[2024,8,19]]},"end":{"date-parts":[[2024,8,22]]}},"container-title":["2024 21st International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10761119\/10761994\/10762394.pdf?arnumber=10762394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:49:25Z","timestamp":1736538565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10762394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,19]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isocc62682.2024.10762394","relation":{},"subject":[],"published":{"date-parts":[[2024,8,19]]}}}