{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T15:51:30Z","timestamp":1783439490552,"version":"3.54.6"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,17]]},"DOI":"10.1109\/isorc52572.2022.9812757","type":"proceedings-article","created":{"date-parts":[[2022,7,6]],"date-time":"2022-07-06T19:42:30Z","timestamp":1657136550000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Assessing Intel\u2019s Memory Bandwidth Allocation for resource limitation in real-time systems"],"prefix":"10.1109","author":[{"given":"Giorgio","family":"Farina","sequence":"first","affiliation":[{"name":"Università degli Studi di Napoli Federico II,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gautam","family":"Gala","sequence":"additional","affiliation":[{"name":"Technische Universität Kaiserslautern,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marcello","family":"Cinque","sequence":"additional","affiliation":[{"name":"Università degli Studi di Napoli Federico II,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gerhard","family":"Fohler","sequence":"additional","affiliation":[{"name":"Technische Universität Kaiserslautern,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"2019","journal-title":"IntelResource Director Technology (Intel RDT) On 2nd Generation Intel Xeon Scalable Processor Reference Manual"},{"key":"ref11","year":"2020","journal-title":"64 and IA-32 Architectures Software Developer's Manual"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.9"},{"key":"ref13","article-title":"Multicore in real-time systems temporal isolation challenges due to shared resources","author":"kotaba","year":"2013","journal-title":"DATE 2013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9160-2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818824"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2018.8352429"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2018.8352429"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2516821.2516826"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.26"},{"key":"ref3","article-title":"Deterministic execution model on cots hardware","author":"boniol","year":"2012","journal-title":"ARCS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9178-0"},{"key":"ref8","year":"0","journal-title":"Network Compute Fabric"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2021.12.002"},{"key":"ref2","author":"bellosa","year":"1999","journal-title":"The third dimension of scheduling"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC52013.2021.00024"},{"key":"ref1","article-title":"Process cruise control: Throttling memory access in a soft real-time environment","author":"bellosa","year":"1997","journal-title":"SOSP 1997"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"ref22","author":"siemens","year":"0","journal-title":"Jailhouse hypervisor source code"},{"key":"ref21","article-title":"A definition and classification of timing anomalies","author":"reineke","year":"2006","journal-title":"WCET"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.32"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656066"},{"key":"ref25","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)"}],"event":{"name":"2022 IEEE 25th International Symposium On Real-Time Distributed Computing (ISORC)","location":"V\u00e4ster\u00e5s, Sweden","start":{"date-parts":[[2022,5,17]]},"end":{"date-parts":[[2022,5,18]]}},"container-title":["2022 IEEE 25th International Symposium On Real-Time Distributed Computing (ISORC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9812705\/9812710\/09812757.pdf?arnumber=9812757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T00:45:53Z","timestamp":1659660353000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9812757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,17]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isorc52572.2022.9812757","relation":{},"subject":[],"published":{"date-parts":[[2022,5,17]]}}}