{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T05:39:30Z","timestamp":1744695570486,"version":"3.37.3"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,17]]},"DOI":"10.1109\/isorc52572.2022.9812796","type":"proceedings-article","created":{"date-parts":[[2022,7,6]],"date-time":"2022-07-06T19:42:30Z","timestamp":1657136550000},"page":"1-9","source":"Crossref","is-referenced-by-count":1,"title":["PSIC: Priority-Strict Multi-Core IRQ Processing"],"prefix":"10.1109","author":[{"given":"Malte","family":"Bargholz","sequence":"first","affiliation":[{"name":"Leibniz Universit&#x00E4;t Hannover"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Dietrich","sequence":"additional","affiliation":[{"name":"Technische Universit&#x00E4;t Hamburg"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Lohmann","sequence":"additional","affiliation":[{"name":"Leibniz Universit&#x00E4;t Hannover"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2006.51"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.18"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.14"},{"journal-title":"Intel 82093AA I\/O Advanced Programmable Interrupt Controller (I\/O APIC)","year":"1996","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/202213.202217"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2012.05.048"},{"journal-title":"Real-Time Systems","year":"2000","author":"liu","key":"ref16"},{"journal-title":"MPC5676R Microcontroller Reference Manual Rev 5","year":"2012","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.16"},{"journal-title":"A Realtime Preemption Overview","year":"0","author":"mckenney","key":"ref19"},{"journal-title":"The RISC-V Instruction Set Manual Volume I Unprivileged ISA Document Version 20191213","year":"2019","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2517087"},{"journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture Document Version 20190608-Priv-MSU-Ratified","year":"2019","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2006.45"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2010.23"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925994"},{"key":"ref5","article-title":"The Rocket Chip Generator","author":"asanovi?","year":"2016","journal-title":"Tech Rep UCB\/EECS-2016-17"},{"key":"ref8","article-title":"Improving Commercial RTOS Performance Using a Custom Interrupt Management Scheduling Policy","author":"dodiu","year":"2010","journal-title":"Proc Intl Conf on Applied Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1978802.1978814"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1996.557849"},{"key":"ref9","article-title":"Custom Interrupt Management for Real-Time and Embedded System Kernels","author":"del foyo","year":"2004","journal-title":"Proc Embedded Real-Time Systems Implementation Work"},{"journal-title":"ARM Generic Interrupt Controller Architecture Specification &#x2013; GIC 3 0\/4 0","year":"2017","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.30"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.13"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600361"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.40"},{"journal-title":"TC29x B-step - User&#x2019;s Manual V1 3 2014-12","year":"2014","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36424-2_9"}],"event":{"name":"2022 IEEE 25th International Symposium On Real-Time Distributed Computing (ISORC)","start":{"date-parts":[[2022,5,17]]},"location":"V\u00e4ster\u00e5s, Sweden","end":{"date-parts":[[2022,5,18]]}},"container-title":["2022 IEEE 25th International Symposium On Real-Time Distributed Computing (ISORC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9812705\/9812710\/09812796.pdf?arnumber=9812796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T00:45:56Z","timestamp":1659660356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9812796\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,17]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isorc52572.2022.9812796","relation":{},"subject":[],"published":{"date-parts":[[2022,5,17]]}}}