{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:43:46Z","timestamp":1729622626145,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/isorcw.2011.40","type":"proceedings-article","created":{"date-parts":[[2011,4,26]],"date-time":"2011-04-26T10:38:05Z","timestamp":1303814285000},"page":"33-40","source":"Crossref","is-referenced-by-count":1,"title":["Analyzing Embedded Systems Code for Mixed-Critical Systems Using Hybrid Memory Representations"],"prefix":"10.1109","author":[{"given":"Eva","family":"Beckschulze","sequence":"first","affiliation":[]},{"given":"Jorg","family":"Brauer","sequence":"additional","affiliation":[]},{"given":"Andre","family":"Stollenwerk","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Kowalewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1037949.1024410"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/237721.237727"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1290520.1290524"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/3-540-49727-7_4"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1007\/978-3-642-18275-4_25"},{"key":"ref15","first-page":"16","article-title":"The effects of the precision of pointer analysis","volume":"1302","author":"shapiro","year":"1997","journal-title":"Static Analysis Symposium (SAS 1997)"},{"key":"ref16","first-page":"5","article-title":"Analyzing memory accesses in x86 executables","author":"balakrishnan","year":"2004","journal-title":"Compiler Construction (CC 2004)"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/1749608.1749612"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1007\/11591191_33"},{"key":"ref19","article-title":"A precise memory model for low-level bounded model checking","author":"sinz","year":"2010","journal-title":"Systems Software Verification (SSV 2010) Usenix"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/1721695.1721702"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1007\/978-3-540-69738-1_1"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1007\/s10009-009-0106-5","article-title":"Model checking C source code for embedded systems","volume":"11","author":"schlich","year":"2009","journal-title":"STTT"},{"key":"ref6","first-page":"203","article-title":"Taming false alarms from a domain-unaware c analyzer by a bayesian statistical post analysis","author":"jung","year":"2005","journal-title":"Static Analysis Symposium (SAS 2005)"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1646353.1646374"},{"key":"ref8","article-title":"The soundness of bugs is what matters (position statement)","author":"godefroid","year":"2005","journal-title":"Workshop on the Evaluation of Software Defect Detection Tools"},{"year":"2008","journal-title":"8-bit AVR Instruction Set","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/512950.512973"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1811212.1811216"},{"year":"2008","author":"baier","journal-title":"Principles of Model Checking","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1016\/j.ipl.2006.11.004"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/SCAM.2008.15"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/1029894.1029909"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1007\/978-3-540-95891-8_26"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1007\/978-3-540-88387-6_17"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1007\/978-3-540-93900-9_19"},{"key":"ref25","article-title":"Analysing switch-case tables by partial evaluation","volume":"6","author":"holsti","year":"2007","journal-title":"7th International Workshop on Worst-Case Execution Time Analysis (WCET)"}],"event":{"name":"2011 IEEE International Symposium on Object\/Component\/Service-Oriented Real-Time Distributed Computing Workshops","start":{"date-parts":[[2011,3,28]]},"location":"Newport Beach, CA, USA","end":{"date-parts":[[2011,3,31]]}},"container-title":["2011 14th IEEE International Symposium on Object\/Component\/Service-Oriented Real-Time Distributed Computing Workshops"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5752889\/5753504\/05753509.pdf?arnumber=5753509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T19:23:49Z","timestamp":1497900229000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5753509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/isorcw.2011.40","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}