{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:06:34Z","timestamp":1761581194337,"version":"3.40.4"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ispa.2013.6703836","type":"proceedings-article","created":{"date-parts":[[2014,4,30]],"date-time":"2014-04-30T21:13:13Z","timestamp":1398892393000},"page":"744-749","source":"Crossref","is-referenced-by-count":12,"title":["DSE and profiling of multi-context coarse-grained reconfigurable systems"],"prefix":"10.1109","author":[{"given":"Francesca","family":"Palumbo","sequence":"first","affiliation":[]},{"given":"Carlo","family":"Sau","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/50285"},{"key":"13","first-page":"1","article-title":"Design space exploration strategies for fpga implementation of signal processing systems using cal dataflow program","author":"rahman","year":"2012","journal-title":"DASIP"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/580584"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774804"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706264"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0397-5"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0390-z"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/78.950795"},{"key":"10","doi-asserted-by":"crossref","first-page":"305","DOI":"10.3233\/EMC-2005-00034","article-title":"Multi-objective design space exploration of embedded systems","volume":"1","author":"palermo","year":"2005","journal-title":"J Embedded Comput"},{"key":"7","first-page":"178","article-title":"The multi-dataflow composer tool a runtime reconfigurable hdl platform composer","author":"palumbo","year":"2011","journal-title":"DASIP"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706258"},{"journal-title":"Data structures and algorithms","year":"1983","author":"aho","key":"5"},{"key":"4","first-page":"1","article-title":"The multidataflow composer tool generation of on-The-fly reconfigurable platforms","author":"palumbo","year":"2012","journal-title":"Journal of Real-Time Image Processing"},{"key":"9","article-title":"Design ip faster introducing the c high-level language","author":"wipliez","year":"2012","journal-title":"IP-SOC IP-Embedded System Conf and Exhib"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706254"}],"event":{"name":"2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA)","start":{"date-parts":[[2013,9,4]]},"location":"Trieste, Italy","end":{"date-parts":[[2013,9,6]]}},"container-title":["2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6693156\/6703696\/06703836.pdf?arnumber=6703836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T16:49:35Z","timestamp":1746204575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6703836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ispa.2013.6703836","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}